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The neural recording systems have the potential to improve the understanding of central
nervous system and may help curing neurological disease. With the increasing demands on
neural recording systems, the requirements of low power and small area for such microelectronic
systems increase. Devices are scaled down and different fabrication processes are introduced.
The Globalfoundries 45 nm CMOS Silicon-on-Insulator (SOI) technology which uses a buried
oxide to isolate the surface and substrate reduces the leakage current and improves the overall
power consumption of the circuits. This thesis relates to design and characterization of the
amplifiers for neural recording systems and all the circuits are implemented in 45 nm SOI
process.
In this thesis, electrode-electrolyte interface and the essential parameters are studied to
implement the interface model. The design is based on these parameters and different DC
clamping topologies, such as diode, NMOS, PMOS and poly resistance are presented. The
proposed neural amplifiers improve the performance comparing with other reported clamping
designs and addressed DC potential drifting issue at the recording interface.
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CHAPTER 1. INTRODUCTION

For hundreds of years, scientists and physicians have studied human nervous system to cure
diseases, such as, epilepsy, Parkinson’s, schizophrenia and depression. The earliest research of
nervous system dates back to ancient Egypt. Trepanation is one of the oldest surgical procedures
to investigate and cure headache, brain pressure and even mental disorders. In 1825, Jean Pierre
Flourens pioneered the experimental methods of carrying out the localized lesions of animals and
observed the effects on sensibility and behavior. In 1890s, Camillo Golgi discovered a method to
stain limited neural cells, which allowed people to see the path in the nervous system. This
method is called black reaction or Golgi’s method. After the invention of microprobes and the
development of Golgi’s method, the study of nervous systems became clearer but more
complicated. During 20th century, the research methods in neuroscience were dramatically
improved. Several mathematical models were proposed, such as, Hodgkin-Huxley model which
is a conductance-based model to describe the initiation and propagation of an action potential,
Fitz-Hugh-Nagumo model which is a simplified model of Hodgkin-Huxley model and is
basically a relaxation oscillator, and Morris-Lecar model which is a combination of previous
models to reproduce various neuron excitations.
Due to recent advances in molecular biology, computational neuroscience, and
electrophysiology, the volume of comprehensive research in modern neuroscience has greatly
increased. This accelerating pace of the study in neuroscience also increases the demand for
neural recording microsystems. This thesis describes an integrated on-chip interface circuitry for
neural recording systems. On-chip circuits here are designed to be low noise, small area, and low
power. Chapter I briefly introduces the background knowledge for neurons, electrodes and
typical neural recording systems.
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1.1 Neurons

Neurons are the core components of the brain and spinal cord of the central nervous system
(CNS). A typical neuron is composed of a soma, dendrites, and an axon (Fig. 1.1). Soma is the
cell body. Dendrites are structures that arise from the soma, branching multiple times and
extending for hundreds of micrometers. As for the axon, it rises from the soma and goes as far as
one meter in human species. There may be multiple dendrites, but there will be only one axon in
each neuron. The neural signals go from an axon of the cell to the dendrites or soma of the other
cells through synapses. The whole process is called neurotransmission.
Neurotransmission can be divided into two kinds. One is chemical synapses, and the other is
electrical synapses. An electrical synapse is a communication between neurons via directly and
electrically conductive junctions between cells. On the other hand, a chemical synapse is a
process related to several voltage-gated ion channels, which are embedded in the plasma
membrane. The changes of the membrane potential result in the operation of ion channels. A
typical example is the propagation of action potentials.
An action potential is an event which makes the membrane potential change rapidly. The
whole process can be divided into four stages, which are polarization, depolarization,
hyperpolarization and repolarization, in that order (Fig. 1.2). First, when the membrane potential
goes from resting potential, which is in the range of -50 mV to -70 mV to a certain threshold
potential, the sodium channels are opened. Second, a flow of sodium ions goes into the cell
producing a further rise in the membrane potential. The rising of membrane potential causes
more ion channels to be opened and then more sodium ions flow into the cell. This positive
feedback causes a sudden rise in membrane potential until all the channels are opened. Third,
after sodium channels are inactive, the potassium channels are activated. An outward flow of
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potassium ions goes outside the cell making the electrochemical gradient toward the resting
potential. Finally, due to the extra potassium flows, there will be a short period of relatively
negative potential comparing to the resting membrane potential. Normally, the action potentials
last for 1 to 2 ms. After the action potential happens, the cell goes into refractory period in which
an axon can’t respond to the stimulus. A detailed transaction of action potential is shown in Fig.
1.2. Besides the action potential, the local field potential is another common discussed neural
signal in neural recording systems.
A Local field potential (LFP) is an aggregated electric potential recorded extracellularly
around neurons. Generally, a low pass filter is applied to obtain the local field potentials (DC to
300 Hz) and filter out the action potentials (300 Hz to 10 kHz). The low-frequency feature of the
LFP results from the transmembrane current, reflecting input signals to the recorded area.
There’s no specific visual pattern for LFP. Different brain states, such as wake and sleep, reveal
different waveforms. Statistical analysis on LFP can obtain more information, for instance, the
relationship between neuron depth and the neural firing rate in the brain. Figure 1.3 illustrates a
recorded local field potential.
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Fig. 1.1: Diagram of neuron and synapse (This figure is reproduced from [1])

Fig. 1.2: Action potential (The figure is reproduced from [2])
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Fig. 1.3: Waveform of local field potential: The upper waveform is electrocorticogram
(ECoG) and the lower waveform is local field potential (LFP) (Reproduced from [3])

1.2 Passive Microelectrodes

Passive microelectrodes are probes which don’t contain interfacing circuitry on the same
substrate with the recording electrodes. For several decades, microelectrodes have been utilized,
either intracellularly or extracellularly, to record neural signals. Various recording methods have
been evolved from single-unit recording, multi-electrode array recording to recently 3D
multi-electrode array recording [4]. There are two basic types of electrodes: metal electrodes,
glass micropipettes.
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The metal electrode is more suitable for measuring action potentials than membrane
potentials because it has the feature of high low-frequency impedance and low high-frequency
impedance. Since the required size of the tip is so small that it can hardly be manufactured by
mechanical sharpening, electrolytic pointing would be a better way to make the tip. Electrolytic
pointing method was first developed by Grundfest (1950) [5]. Generally, most materials used for
tips are capable of applying electrolytic pointing by electrolytically removing materials from the
wire. The wire which is to be pointed is set as anode and immersed into the acid solution. While
applying the current to form the taper, the wire is gradually withdrawn. After the taper is formed,
the current is decreased and the wire is withdrawn even more slowly to form the tip. No matter
how the tip is fabricated and how small it is, all the metal electrodes need to be insulated except
the recording sites at the tips. The basic process is done by dipping the electrode in the insulating
compound and drying the tip upward. However, in this basic process, it is hard to control the
exposed area of the tip, which makes the estimation of the interface parameter difficult. There are
some metals or metalloids typically used for the electrode, such as, silicon, platinum, and gold.
There are many advantages in implementing silicon probes. Thin film processing allows
multiple sensing sites on the same shank, which greatly improves the area efficiency [6]. Under
the same data requirement, the area needed is smaller and the trauma to the cells is decreased.
Also, with a better stiffness of the silicon probe, it is easier to penetrate the cell without
damaging the probe itself. An important advantage of silicon is the implementation of integrated
circuits to share the same substrate. Nonetheless, the stiffness of the silicon increases the
possibility to damage the cells chronically.
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Platinum electrodes are more stable compared to the general probes because of the high
resistance to the electrolyte and chemical irritation. They also have higher signal-to-noise (SNR)
ratio [7]. However, there is a problem with slightly acidic solution, in which hydrogen evolution
decreases the hydrogen ions, which in turn slightly affects the neural signal [8] [9] [10].
Similar to Platinum electrodes, gold electrodes are also stable and inert. However, due to the
oxidation on the surface, gold electrodes are limited in the positive potentials. It has been
observed that oxide layers on the gold electrodes can influence the rate of electron transfer
reaction [11] [12] and hence change the interface current and parameters.
The glass micropipette is usually used to measure resting transmembrane potentials. A 1 to
2 mm diameter glass tube is heated and drawn down to make the tip of the micropipette be as
small as 1 μm diameter [5]. The process continues with filling the tip, tapering it, and stemming
it with proper electrolyte. Silver-silver chloride (Ag-AgCl) electrode is usually dipped into the
filling solution, which serves as an electrical terminal. For a conventional micropipette, it is easy
to breaks during the recording of the potential for the contracting muscle cells so a cathode
follower is needed after the micropipette [5] [7]. With the filling of the electrolyte, it is found
that the isotonic feature of the electrolyte with intracellular fluids leads to the high resistance of
the micropipette. The electrolyte in the tip also introduces a conductance which limits the
effective bandwidth to only a few kilohertz. Despite the issues mentioned above, the
micropipettes are very effective in solving the insulation problems of metal electrodes.
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1.3 Active Microelectrodes

Active microelectrodes are probes, which contain the electronic circuitry on the same
substrate as the recording electrodes. Work on active microelectrode recording started by Wise,
who attempted to fabricate the on-chip integrated circuitry and electrodes by covering the gold
electrodes with silicon dioxide and then etching it to form the exposed area for recording [13].
Fabricating a monolithic microelectrodes and electronic circuitries using a standard CMOS
foundry process followed by a post-CMOS processing is the central idea for this research and
several new considerations come with this idea. For long-term recording purpose, some signal
processing electronics need to be integrated on-chip, including preamplifiers, multiplexers, ADC,
and wireless transmitters. Nevertheless, even with the integration of all these circuits, the whole
system should still remain low power, small area, and low noise.

1.4 Neural Recording Systems

Several active microelectrodes have been recently proposed. For the front-end circuitry,
sensor circuits should contains electrodes to sense the neural signals, low noise amplifiers to
increase the signal level and to filter the signals. The following circuits are directed toward either
multiplexers to apply time-division multiplexing (TDM) or analog-to-digital-converter (ADC) to
convert the analog data to digital data. Then a wireless transmitter is used to transmit the data.
From the system level, the front-end recording architecture can be classified to three approaches.
A well-known approach is shown in Fig. 1.4 (a) in which the sensory circuits connect directly to
analog multiplexers, and ADC while the TDM is done in analog domain [14]. The issues of this
architecture are the power consumption of unity gain buffers to drive ADC at high rate and
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isolation between each channel. Also, since the multiplexing is done in analog domain, the
transition noise should be considered carefully [15]. Another approach is to implement low-rate
ADC at each channel and do TDM in digital domain. The advantages of this approach are that it
alleviates inter-channel crosstalk and power-consuming buffers [16]. Other than these two
approaches, a third approach is to do digitization in two steps. First, do analog-to-time
conversion (ATC) for time-division-multiplexed analog signals (TDM signals) and transmit
wirelessly to the receiver. Second, after the signals are received, do time-to-digital conversion
(TDC) to get digitized digital signals. The main benefit of this approach is to prevent the
utilization of clock signals while the crosstalk problem emerges again [17].

Fig. 1.4: Different neural recording system architectures. (a) TDM is done in analog
domain and then followed by ADC. (b) TDM is done in digital domain after ADC. (c) The
system uses ATC and DTC in transmitter and receiver separately. (The figure is
reproduced from [14])
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For the on-chip power supply, instead of the mounted batteries or any wires for power
delivering, an inductive coupling is the most proper way to supply the on-chip circuitry. In this
case, a voltage rectifier, a voltage regulator and an on-chip coil are needed to power up the whole
chip. The applications have been reported by other research groups in table 1.1. For the wireless
transmitter, it often utilizes certain modulation technique such as amplitude-shift-keying (ASK)
or on-off-keying (OOK) modulation and a voltage control oscillator is used to generate the
carrier frequency for the RF transmitter.

Table 1.1: Reported inductive ink circuits
System

Technology

Uplink

Downlink

Carrier (Hz)

[18]

0.18 μm CMOS

BPSK/OOK

OOK

13.56M

[19]

0.13μm CMOS

FSK/ultra-wideband

ASK

1.5M

[20]

0.18 μm CMOS

FSK

ASK/BPSK

5M

[21]

0.5μm CMOS

OOK

PWM

25M

Much effort has been done in developing neural recording microsystems. For this research,
the proposed system is shown in Fig. 1.5. Both multiplexers and preamplifiers are measured and
for this thesis, amplifiers addressing the issues rising from this measurement are introduced. In
this system, back-scattering is used for uplink while OOK is used for downlink.
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Fig. 1.5 Proposed neural recording system.

1.5 Measurement

In a practical neural measurement, the pads are covered with photo resist to isolate the
circuits from the solution and only the sensing part is exposed to the living cell. The brain slice is
kept in artificial cerebrospinal fluid (ACSF) to keep it alive. We manually drop it on the
fabricated circuit to record data extracellularly (Fig. 1.7). In Fig.1.6, the transmission gate
multiplexers choose the corresponding neural signals from nine inputs, sending it to a
preamplifier. Then the preamplifier is directed to a dual slope ADC. RF transmission uses
back-scattering for uplink while OOK for downlink. A voltage rectifier and a power management
unit generate a 1 volt VDD to power up the whole system.
From the measurement results, the minimum stimulating current to make the multiplexed
signals visually distinguishable is around 5 μA and a measured neural signal after multiplexing is
shown in Fig. 1.9.
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Fig. 1.6: Transmission gate analog multiplexer

Fig. 1.7: Brain slice measurement. The white tissue is the mouse brain slice and it is soaked
in ACSF. [49]
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Fig. 1.8: MUX output with different stimulating current [49]

Fig. 1.9: Measured living brain slice signals
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Fig. 1.10: Schematic of a current mirror amplifier

Table 1.2: Device size of the current mirror amplifier
Device

MN1

MN2

MN3

MN4

MP1

MP2

Size

1.962/2

1.962/2

1.962/2

1.962/2

6.54/2

6.54/2

Device

MP3

MP4

MP5

MP6

R1

Size

13.08/2

3.924/2

3.924/2

6.54/2

598k

The previous neural amplifier is designed without dc baseline stabilization. A current mirror
amplifier is used. MP3 is the tail current while MP1 and MP2 are the input transistors. MN1 and
MN2 mirror the signals to the second stage to improve the output voltage swing. MP5 and MP4
transfer the circuit to single-ended. A measured gain plot is shown in Fig. 1.11. The simulated
gain is 22.8 dB with a bandwidth of 5.2 kHz. Without low frequency suppression, the amplifier
can hardly sustain DC offsets (Fig. 1.12). The new designed amplifier with dc stabilization will
be introduced in chapter 3 to address these problems.
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Fig. 1.11: Measured gain plot of current mirror amplifier

Fig. 1.12: Measured DC offset for current mirror amplifier
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1.6 Thesis Overview

This thesis mainly focuses on the use of advanced 45 nm CMOS SOI technology by
GlobalFoundries in neural amplifiers with DC suppression which is suitable for small area
designs. The proposed circuits can be used as the front-end preamplifiers which are free from
input DC drifting during neural recording.
Chapter 2 discusses the desired specification for neural recording circuitry and the interface
models to support the amplifier design. Then literature reviews of different architectures for
neural amplifiers are introduced. These architectures include capacitive coupling, chopper
stabilization and input clamping technique.
Chapter 3 focuses on the design of neural amplifiers. The proposed amplifier is first
discussed and then the interface parameters are considered to design the clamping resistance. At
last, different clamping topologies, namely, poly resistor, diode, NMOS, and PMOS, are
implemented and challenges for each one are discussed and compared.
Chapter 4 concludes the thesis and suggests the future work for the neural amplifiers.
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CHAPTER 2. ON-CHIP CIRCUIT CONSIDERATION

Neural recording systems have been developed by many groups. The main goal for the
proposed system with a very small volume is to do in-vivo neural recording and transmit the data
wirelessly. Examples of integrated circuits that specifically developed to interface with neural
probes have been reported in [22] [23], while other systems use the commercial electronic
products to perform neural recording [24] [25]. The later system is typically large and power
hungry and fitting it into the skull may be challenging. Such systems may be implemented for
in-vitro recordings only. Neural recorders based on the former approach are often designed with
low power dissipation in mind and are becoming more common. They still require relatively
large packages with wires as the entire system still does not fit inside the skull. Neural amplifiers
that are the first interface circuit to neurons are important components of both types of systems.
The challenges of the neural amplifiers include dc baseline stabilization for electrode
polarization, low power consumption to prohibit any temperature rise, small die area for large
density of recording sites and low input-referred noise to achieve better quality neural signals.

2.1 Electrode-Electrolyte Interface Circuit

Neuron-microelectrode recording systems benefit from an interface circuit that transduces
neuron ionic signals into an electronic current. The neuron signal resides in the frequency range
from DC to 10 kHz while the action potential which contains most information of neuron
activities resides in 300 Hz to 10 kHz. According to the modeled interface circuit shown in Fig.
2.1, the interface consists of neuron, electrolyte, double layer, electrodes and the input stage of
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the amplifier. As the electrodes and electronic circuits are integrated in the proposed system, the
circuits lie on the silicon substrate along with electrodes and there are no cables or bonding wires
needed. Once metal electrodes are immersed into electrolyte, a chemical reaction occurs at the
interface. If the metal is soluble, some of the metal ions are involved in the reaction. For metals
that are inert, only electrons are transferred. A chemical gradient and an electrical gradient are
formed during this process. Electrons that have been transferred and trapped on the surface will
form a double layer, which is often modeled with parallel resistor-capacitor combination, Re and
Ce. Other components, such as Rs, Rm, and Zi are models for electrolyte, electrode, and
amplifier’s input in that order.

(a)
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(b)
Fig. 2.1: Interface model: (a) Equivalent Circuit for electrode-electrolyte interface (b)
Simplified Circuit for electrode-electrolyte interface [26]

In figure 2.1, 𝑍𝑖 is the equivalent input impedance of the preamplifier, and is high as the
preamplifier is often implemented using field-effect transistors (FET). In this work,
metal-oxide-semiconductor field-effect transistors (MOSFET) implemented in GlobalFoundries’
45nm CMOS SOI process are utilized for the amplifiers, where inputs are connected to the gate
of MOSFET. One can assume an equivalent input impedance of over 10 MΩ at 1 kHz for these
devices.
𝐶𝑠 is a shunt capacitance connected from the input of the amplifier to ground. Consider a
concentric cylinder. The inner conductor is the metal electrode with radius r and then there’s a
layer of insulation with radius R between metal electrode and electrolyte environment. The
formula for 𝐶𝑠 can be expressed as the following:
𝐶𝑠 =
where

0.556𝜀𝑟
𝑅
𝑟

ln( )

pF/cm

,

𝜀𝑟 is a relative dielectric constant for insulation. From [26], with values ranging from 3
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to 5 for 𝜀𝑟 , assume the ratio of R/r is 1.2. The shunt capacitance will be in a range of 9 to 15
pF/cm, which is proportional to the immersed portion of an electrode. At 1 kHz, the equivalent
impedance will be 3.5 to 5.3 MΩ.
𝑅𝑚 is the resistance of the electrode and can be expressed as:
𝐿

𝑅𝑚 = 𝜌 𝜋𝑟 2 ,
where L is the length of the electrode, r is the radius of the electrode and 𝜌 is its specific
resistivity. For most metals used as electrodes, the specific resistivity is around 10−5 Ω-cm.
Since the tip is not a cylinder but a cone shape, one could consider an average radius to
calculate 𝑅𝑚 . Assume L = 1000 μm, r = 5 μm, and then 𝑅𝑚 will be around 1.27 Ω. In this
design, L = 650 μm, r = 4.5 μm and 𝑅𝑚 turns out to be about 1 Ω. Even for L = 1000 μm and r
= 0.1 μm, 𝑅𝑚 will still be 3 kΩ. Above all, 𝑅𝑚 is too small to be considered.
Re is the resistance of the double layer near the electrode. When the system reaches
equilibrium state, a chemical gradient and an electrical gradient will be opposite but equal.
However, it doesn’t mean that the electrons or ions are not moving. They move but the net flow
is zero, which means the inflow current to an electrode is the same as the outflow current to the
electrode. This equilibrium current 𝑖0 can be unbalanced by applying a voltage difference ΔV.
The relationship can be denoted as [26]:
i = 𝑖0 𝑒 𝐹∆𝑉/2𝑅𝑇 − 𝑖0 𝑒 −𝐹∆𝑉/2𝑅𝑇 ,
where i is the net current (A), F is Faraday constant, R is universal gas constant, and T is the
absolute temperature (K). If the voltage difference is only several millivolts, linearization around
this small voltage can get an approximated result of
𝐹

i = 𝑖0 𝑅𝑇 ∆𝑉.
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Based on the ohm’s law, one can find
𝑅𝑒 = ∆𝑉/𝑖 = 𝑅𝑇/𝐹 × 1/ 𝑖0 .
At room temperature, RT/F is about 60 mV and from [26], 𝑖0 is 4.5X10−3 𝑚𝐴/𝑐𝑚2 . Under
these assumptions, 𝑅𝑒 turns out to be 13.3 kΩ ∙ 𝑐𝑚2 . In this design, the surface area is around
200 𝜇𝑚2 , which means the resistance of the double layer is approximately 6.65 𝐺𝛺.
Ce is the capacitance of the double layer near the electrode and varies with frequency. Ce
typically decreases as the frequency increases and the dependence is related to the number of
compounds adsorbed to metal electrode and the diffusion rate of ions adjacent to the tip.
Empirically, it has been reported that Re and Ce vary with 1/ √𝜔 in saline solution [27]. For a
regular electrode-electrolyte interface, Ce is around 10 to 20 μF/𝑐𝑚2 [28]. In this work the
surface area of a tip is 200 𝜇𝑚2 and Ce results in 24 to 48 pF.
Rs is a spreading resistance of the electrolyte. Consider a tip as a sphere with a radius 𝑟𝑠 . Rs
can be calculated by integrating the radius from the surface of a tip to infinity [26]:
𝑑𝑟
4𝜋𝑟 2
∞
𝑑𝑟
1
𝑅𝑠 = ∫ 𝜌
=
ρ
4𝜋𝑟 2
4𝜋𝑟𝑠
𝑟𝑠
d𝑅𝑠 = 𝜌

Because the tip is so tiny, even if it is not a complete sphere, one can still approximate the
equation to
𝑅𝑠 = ρ

1
1
=𝜌
4𝜋𝑟𝑠
√4𝜋𝐴𝑠

where 𝐴𝑠 is the surface area of the electrode. For a typical electrolyte in saline, the specific
resistivity is 72.7 Ω-cm. If 𝑟𝑠 is 1 μm, 𝑅𝑠 will be 5.7 kΩ. For 𝑟𝑠 = 5 μm, the 𝑅𝑠 will be 1.2
kΩ. In both cases, 𝑅𝑠 can all be neglected.
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2.2 Small Die Area

Whether neural recording is done in-vivo or in-vitro, the die area should not be too large. For
the probes implementation, there’s no specific limit for the back-end area compare to the probe’s
area. However, for multi-site recording systems required for precise and detailed neural
information, a limit in the interface circuit area is required. For the proposed system with in-vivo
measurement capability, the neural data will be transmitted wirelessly. In this case, the area
limitation for on-chip circuits including interface and wireless transmission circuits will be more
challenging.

2.3 Low Noise

The on-chip circuits should also have a low noise level so that the noise of the circuits does
not mask the neural signals. For the neural amplifiers, the basic requirement to the input-referred
noise is to be lower than the electrode noise itself which is around 15 μ𝑉𝑟𝑚𝑠 to 20 μ𝑉𝑟𝑚𝑠 [29].
Since adding of independent noise is in the root-mean-square rule, a small noise such as 3 μ𝑉𝑟𝑚𝑠
(or lower) has little effects to the system noise. However, for the circuits to achieve the
specifications of the area and power, the noise may be compromised to a certain value. In this
case, the circuit which contributes noise larger than this value will degrade the noise performance
[30]. Generally, for a neural amplifier to be considered as a low noise device, the input-referred
noise should be less than 10 μ𝑉𝑟𝑚𝑠 [31]. The bandwidth of the neural signal can range from DC
to 10 kHz depending on the types of the neurons. In this low frequency bandwidth, flicker noise
(1/f noise) dominates the spectrum. The empirical voltage power equation is given as [28]
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𝑆𝑖,𝑓𝑙𝑖𝑐𝑘𝑒𝑟 =

2𝑞 2 𝑛 𝑇𝑒 1
×
2 𝑊𝐿
𝐶𝑜𝑥
𝑓

0<𝑓<∞

(2.1)

where 𝐶𝑜𝑥 is the oxide capacitance in MOSFET device, W and L are channel width and length
of transistors, q is the electronic charge, and 𝑛 𝑇𝑒 is the effective trap density. Flicker noise will
be shadowed by white noise (flat-band noise) at higher frequencies. Even though the effect of 1/f
noise appears to be more substantial in larger geometry process, the noise level at low 𝑉𝑒𝑓𝑓
(𝑉𝑔𝑠 − 𝑉𝑡ℎ ) is approximately half an order of magnitude larger in NMOS than in PMOS [32]. As
a result, PMOS transistors are preferred as the input transistors of the preamplifier.
The thermal noise spectral density can be written as
𝑆𝑖,𝑤ℎ𝑖𝑡𝑒 = 4𝐾𝑇

2
,
3𝑔𝑚

(2.2)

which can be considered a white noise. Equating equations 2.1 and 2.2, we can calculate the 1/f
noise corner frequency of:
2𝑞 2 𝑛𝑇𝑒 1
𝑓𝑐 = 2
𝐶𝑜𝑥 𝑊𝐿 𝑆𝑖,𝑤ℎ𝑖𝑡𝑒

(2.3)

Flicker noise dominates the spectrum below 𝑓𝑐 while white noise dominates the spectrum above
𝑓𝑐 . Rewriting the flicker noise equation as:
1

𝑆𝑖,𝑓𝑙𝑖𝑐𝑘𝑒𝑟 = 𝑓𝑐 × 𝑆𝑖,𝑤ℎ𝑖𝑡𝑒 × 𝑓

(2.4)

one can calculate the total input referred noise as
𝑓𝑐
𝑆𝑖,𝑡𝑜𝑡𝑎𝑙 = 𝑆𝑖,𝑓𝑙𝑖𝑐𝑘𝑒𝑟 + 𝑆𝑖,𝑤ℎ𝑖𝑡𝑒 = 𝑆𝑖,𝑤ℎ𝑖𝑡𝑒 ( + 1)
𝑓

(2.5)

To get a proper noise power over certain bandwidth, one can integrate equation (2.5).

𝑓

2
𝑣𝑛𝑜𝑖𝑠𝑒
= ∫𝑓 ℎ𝑖𝑔ℎ 𝑆𝑖,𝑡𝑜𝑡𝑎𝑙 𝑑𝑓 = 𝑆𝑖,𝑤ℎ𝑖𝑡𝑒 (𝑓ℎ𝑖𝑔ℎ − 𝑓𝑙𝑜𝑤 + 𝑓𝑐 ln
𝑙𝑜𝑤

𝑓ℎ𝑖𝑔ℎ
𝑓𝑙𝑜𝑤

)

(2.6)
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If the input transistor is a PMOS, 𝑛 𝑇𝑒 = 5 × 106 𝑐𝑚−2 and the effective gate oxide
thickness is 2.5 nm,
C𝑜𝑥 = 𝜀𝑜 ×

𝜀𝑟
= 1.3806 × 10−2 𝐹/𝑚2
𝑡𝑜𝑥

𝑆𝑖,𝑤ℎ𝑖𝑡𝑒 = 1.104 × 10−20 ×
𝑓𝑐 = 1.2166 × 10−3 ×

1 2
𝑉 /𝐻𝑧
𝑔𝑚

1
× 𝑔𝑚
𝑊𝐿

For a bandwidth from 300 Hz to 10 kHz, an integrated noise value results in

2
𝑣𝑛𝑜𝑖𝑠𝑒
= 1.07088 × 10−16 ×

1
1
+ 4.7098 × 10−23 ×
𝑔𝑚
𝑊𝐿

Consider the specification for the noise as 10 μ𝑉𝑟𝑚𝑠 , the product of W and L needs to be larger
than 0.471 𝜇𝑚2 . In this work, 𝑔𝑚 = 44.92 μm, W = 7.848 μm and L = 2μm. The theoretical
input-referred noise value would be 2.3 μ𝑉𝑟𝑚𝑠
Base on this analysis, in the effective neural recording bandwidth, flicker noise has a great
impact on the noise performance. To decrease the input-referred noise, besides the
implementation of PMOS as an input transistor, one can also increase the dimension of the
device. Other designs implement chopper technique to filter out the low frequency noise
contribution. In such implementations, input-referred noise can reach nano-volt levels [33] at a
cost of increased area and dc power dissipation.

2.4 Low Power Dissipation

For the on-chip circuitry design, one should limit the temperature rise as higher than normal
temperature affects ion channels. Thermal receptive parts for a sensory neuron are
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thermoreceptors which sense the changes of the temperature. It can be divided into two kinds:
warm receptors and cold receptors. Generally, the mediate channel for cold receptors passes
𝑁𝑎+ and 𝐶𝑎2+ ions and the current is inversely proportional to the temperature. The sensitive
temperature range for this channel is 10 to 35℃. As the temperature increases, a discharging rate
of an action potential for a warm receptor increases but a firing rate for a cold receptor decrease.
In conclusion, the power of on-chip circuitry cannot arbitrarily increase since the temperature
maters. An expression for the thermal resistance of human body is followed [28]:
𝜃𝑏 =

1
4𝑘𝑡𝑏 √𝐴𝑝 /𝜋

where 𝑘𝑡𝑏 is thermal conductivity of human tissues, 𝐴𝑝 is the surface area of the probe. With
value of 𝑘𝑡𝑏 equals to 4.2 × 10−3 𝑊/𝑐𝑚 ∙ ℃ , and 𝐴𝑝 of 1.12 × 10−3 𝑐𝑚2 with 60 ×
160𝜇𝑚2 for the back-end area, 645 × 155𝜇𝑚2 for the shank area and a thickness of 10μm. 𝜃𝑏
is calculated to be 3152℃/W. For a limit of one degree change in the body temperature, there
would be a bound of 0.3 mW in the total power dissipation of the neural recording system. Note
that this limitation is for the entire system and not just the amplifier and in general, the amplifier
should not consume more than f20 μW to be considered as a low power design [31]. Some
topologies have been introduced to reduce the power consumption including the implementation
of a single stage open-loop amplifier and a fully-depleted silicon-on-insulator design [34].

2.5 DC Baseline Stabilization

At the interface of the electrode and electrolyte, a random drifting of the potential may
reach to as high as 150 mV deviation for a typical electrode. However, a typical neural spike is
around 50 μV to 500 μV, which can hardly make through this dc offset. In this case, the gain of
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the preamplifier will be dominated by input dc offset rather than neural signals. In order to make
neural signal amplified enough to avoid signal distortion caused by the noise and make through
the decay of signal power during transmission, preamplifier should be design to achieve the
largest allowable amplification. As a result, electrode dc baseline stabilization is an important
issue to be addressed.
There are many different kinds of topologies to stabilize the input DC baseline. Typically,
one can connect one of the differential inputs of the preamplifier to a reference electrode.
Theoretically, a reference electrode should be at the same potential as a recording electrode as
long as they are made with the same material and immersed into the same electrolyte. However,
the response of tissue may not be synchronized in different positions but resulting in different dc
potentials at different electrodes. An early measurement has been done with this method [35].
Another method is to place a big capacitor at the interface of electrodes and preamplifier to
block the dc voltage and form a high pass filter. Since the bandwidth of the action potential is
from 300 Hz to 10 kHz, a large RC time constant is needed to form a proper high pass frequency
corner. With this topology, a closed loop feedback is usually used to stabilize the flat band gain.
Such design turns out to consume a large die area [36] [37], which would not fit to the
specification of in-vivo implementation with multiple neural recording sites. Even for in-vitro
measurement the overall chip area should be small to reduce the cost of the system. Fig. 2.2
shows a typical structure for capacitive-feedback neural amplifiers. The ratio of 𝐶1 to 𝐶2 sets
the closed loop gain and the feedback resistor 𝑅2 and capacitor 𝐶2 adjust the high-pass
frequency corner.
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(a)

(b)
Fig. 2.2 Capacitive-feedback neural amplifiers: (a) Differential input to differential output
amplifier (b) Differential input to single-ended output amplifier (Reproduced form [38])

Third, chopper topology is also used to cancel dc potential and reduce input-referred noise.
The input signal is modulated to a high frequency, amplified, demodulated back to the baseband
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and then filtered by a low pass filter. This topology can achieve a nano-volt level input-referred
noise by cancelling flicker noise. However, the additional use of chopper modulators and
demodulators increases power dissipation, the complexity of the circuits and die area [39] [40].
Moreover, one can suppress dc potential by calculating the interface impedance and add a
proper resistance at the input to form a high pass frequency corner and suppress dc potential.
This is an attractive topology since there’s no need for circuitry with a large area and a large
power consumption compared to other topologies. [29] [41] [42] have all used the clamping
topologies to implement neural amplifiers. A detailed discussion is provided in chapter 3 and the
comparison table is shown in table. 2.1. In this work, PMOS transistors are utilized to clamp the
input dc voltage of a close loop amplifier with a gain of 47 dB and dc rejection over 10 dB.
Other designs, such as, tunable bandwidth which is introduced by controlling the feedback
transistors in subthreshold region [43], a system of two-band signal paths which separate neural
signals into two bands to deal with local field potential and action potential [44] are also
introduced to manage the bandwidth of neural signals. The former can make the high-pass
frequency corner tunable below a few hundred hertz with the control of bias voltage for the
subthreshold transistors. The latter can process different neural information at the same time.
However, for the high channel-count systems such as the one proposed here, these topologies
will result in almost twice the power and area consumptions.
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Table 2.1: Performance comparison for neural amplifiers using dc clamping
[29]

[41]

[42]

Technology (μm)

3

1.2

1.5

Probe

Iridium

Iridium

Sieve

Silicon

Tolerance for Input DC Offset

At least 100 mV

400 mV

250 mV

400 mV

DC Gain

NR

-30 dB

-29 dB

-29.5 dB

Input-Referred Noise

11μ𝑉𝑟𝑚𝑠 *

NR

7 μ𝑉𝑟𝑚𝑠

10 μ𝑉𝑟𝑚𝑠

AC Gain @ 1 kHZ

41 dB

41 dB

39.3 dB

Bandwidth

7.9 kHZ

< 20 Hz – 75 kHz

< 50 Hz – 9.1 kHZ

Power (μW)

228

150

114.8

Noise Efficiency Factor

NR

NR

19.4

Area (𝑚𝑚2 )

0.083

0.18

0.107

NR: Not reported. * The electrode connects directly to a buffer rather than an amplifier so the
reported input-referred noise is from the buffer.

2.6 Conclusion

Neural amplifiers are important in the front-end recording systems since they are the first
circuit to interface the electrode in many cases. Small area, low noise, low power and input dc
rejection are the main considerations for neural amplifiers design. The specifications of neural
amplifiers, electrolyte-electrode interface models and literature review of previous amplifiers
were discussed in this chapter. A practical amplifier design will be introduced in chapter 3.
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CHAPTER 3. NEURAL AMPLIFIERS: DESIGN ANALYSIS AND
TRADEOFFS FOR DIFFERENT TOPOLOGIES

In this chapter, neural amplifiers in GlobalFoundries’ 45nm CMOS SOI process are
designed, simulated and analyzed. Different DC baseline stabilization topologies including poly
resistance, diode, NMOS, and PMOS are discussed. Among these techniques, input clamping is
used in this work. Based on electrode-electrolyte interface condition and calculations done in
chapter 2, neural amplifiers are carefully designed to match the desired specifications.

3.1 Proposed Neural Amplifier’s Specifications and Architecture

Neural signals collected by the electrodes are amplified by preamplifiers with strict design
specifications. First, to keep the power low, the voltage supply is 1V or lower in this work.
Second, the frequency should reside in 300 Hz to 10 kHz, which is the bandwidth of action
potentials. Third, the input should not be sensitive to dc offset since the typical
electrode-electrolyte DC drifting is around -150 mV to 150 mV. Fourth, a proper mid-band gain
around 40 dB is required to make the signal large enough to be synthesized. Lastly, a low power,
low noise, and small area are preferred for the intended application.
There are typically three parts in this preamplifier: input dc clamping, first stage
amplification and second stage amplification. The input dc clamping sets a high pass frequency
corner and rejects the DC potential. The amplification is typically done in two stages due to
limited gain of each stage that originates form limited power supply (1V). A 1V power supply
does not allow stacking of several transistors to boost the output impedance and gain. In the first
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stage, with reference to Fig. 3.1(b), since the input-referred noise is related to the input
transistors, a PMOS pair, MP1 and MP2, is utilized to decrease the flicker noise. The sizes of the
input transistors are designed to be large to minimize the flicker noise. MP3 is implemented as a
current source to limit the stage current and MN1 and MN2 form a pair of current mirror load,
which is used to transfer a differential output signal into a single-ended output. For the second
stage, an NMOS transistor, MN3, with a W/L ratio of 5.232/2 is utilized for a common source
amplifier and a PMOS, MP4, is both the active load. This stage further increases the flat band
gain and improves the output voltage swing. In order to limit the bandwidth to 10 kHz, a
capacitor, Cc, is used in the second stage and to compensate the right-half plane zero introduced
by this capacitor, a source follower is added to isolate the output node from the input node of the
second stage. With this source follower, the phase margin is improved and the system is more
stable. As for the biasing circuit, MP5, MP6, MN6 and R1 are integrated on chip to generate bias
voltage for the operational amplifier.
For an open loop gain of the amplifier, the first stage gain is given by:
𝐴1𝑠𝑡 = −𝑔𝑚𝑝1 (𝑟𝑜𝑝2 ||𝑟𝑜𝑛2 )

(3.1)

where 𝑔𝑚1 = 𝑔𝑚2 is the transconductance of 𝑀1 and can be calculated by:
𝑔𝑚𝑝 = −𝜇𝑝 𝐶𝑜𝑥

𝑊
𝐿

(𝑉𝐺𝑆 − 𝑉𝑇𝐻 )

(3.2)

and 𝑉𝑇𝐻 is the corresponding threshold voltage given by:
𝑉𝑇𝐻 = 𝑉𝑇𝐻0 + 𝛾(√|2𝜑𝐹 + 𝑉𝑆𝐵 | − √|2𝜑𝐹 |)

(3.3)

where 𝛾 = √2𝑞𝜖𝑠𝑖 𝑁𝑠𝑢𝑏 /𝐶𝑜𝑥 is the body effect coefficient, 𝜑𝐹 is Fermi potential of the
substrate, 𝑉𝑆𝐵 is source-body potential, and 𝑁𝑠𝑢𝑏 is the substrate impurity concentration. 𝑟𝑜2
and 𝑟𝑜4 are equivalent source-drain resistance of 𝑀2 and 𝑀4 . 𝑟𝑜 is given by:
𝑟𝑜 = 1

1

𝑊
𝜇𝐶𝑜𝑥 (𝑉𝐺𝑆 −𝑉𝑇𝐻 )2 𝜆
2
𝐿

(3.4)
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where 𝜇 is the mobility of charge carriers, 𝐶𝑜𝑥 is the gate oxide capacitance per unit area, W
and L are width and length of the transistor, 𝑉𝐺𝑆 is the gate-source potential, and λ is the channel
length modulation coefficient.
The second stage is a common source NMOS amplifier with a gain given by:
𝐴2𝑛𝑑 = −𝑔𝑚𝑛3 (𝑟𝑜𝑝4 ||𝑟𝑜𝑛3 )

(3.5)

where 𝑔𝑚𝑛3 is the transconductance of the corresponding transistor and 𝑟𝑜𝑝4 and 𝑟𝑜𝑛3 are the
equivalent source-drain resistance of MP4 and MN3. A source follower is then placed after the
common source amplifier. The voltage gain of the source follower is given by
𝑔𝑚𝑛4 𝑟𝑜𝑛5 𝑍𝐿 ⁄(𝑔𝑚𝑛4 𝑟𝑜𝑛5 𝑍𝐿 + 𝑍𝐿 + 𝑟𝑜𝑛5 ). 𝑍𝐿 which is a parallel combination of 1 MΩ resistance
and a 13 pF capacitor is simulated as the loading impedance of the probe. The gain of this source
follower is roughly equal to one. As a result, the overall open loop gain is:
𝐴𝑜𝑝𝑒𝑛 = 𝐴1𝑠𝑡 × 𝐴2𝑛𝑑 = 𝑔𝑚𝑝1 𝑔𝑚𝑛3 (𝑟𝑜𝑝2 ||𝑟𝑜𝑛2 )(𝑟𝑜𝑝4 ||𝑟𝑜𝑛3 )

(3.6)

Table 3.1: Device size table. The circuit is fabricated in GLOBALFUNDRIES 45nm CMOS
SOI process
Device

MN1

MN2

MN3

MN4

MN5

MN6

Cc

Size

13.734/2

13.734/2

5.232/2

1.308/2

2.616/2

1.308/2

4.97p

Device

MP1

MP2

MP3

MP4

MP5

MP6

R1

Size

7.848/2

7.848/2

13.08/0.232

7.194/0.472

6.54/2

1.962/2

598k
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(a)

(b)
Fig. 3.1: Circuit structure of proposed neural amplifier: (a) Neuron-electrode interface
circuit with input PMOS clamping and a preamplifier [45] (b) The proposed preamplifier
with first and second stage amplification and a source follower
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3.1.1 PMOS Clamping Design

For input dc rejection, a PMOS, 𝑀𝑃𝑐𝑙𝑎𝑚𝑝 , biased in subthreshold region sets a high pass
frequency corner to clamp the input. The cut-off frequency, 𝜔𝐻𝑃 , can be expressed by the
combination of the electrode capacitance 𝐶𝑒 and the equivalent PMOS source-drain resistance
𝑅𝑐𝑙𝑎𝑚𝑝 .
𝜔𝐻𝑃 =

1

(3.7)

2𝜋𝐶𝑒 𝑅𝑐𝑙𝑎𝑚𝑝

For a PMOS biased in subthreshold region, 𝑅𝑐𝑙𝑎𝑚𝑝 is given by [45]:
𝑅𝑐𝑙𝑎𝑚𝑝 ≅

𝐿
𝑛𝜇𝐶𝑜𝑥 𝑊𝑈𝑡

𝑒𝑥𝑝(−

𝑉𝐺𝑆 −𝑉𝑇𝐻 −𝑛𝑈𝑡
𝑛𝑈𝑡

)

(3.8)

where n is the subthreshold slope factor, 𝑈𝑡 is the thermal potential, 𝑉𝑇𝐻 is the transistor
threshold voltage. Comparing the mobility of electrons and holes, the mobility of electrons is
roughly three times larger than that of holes. In this case, with a PMOS transistor biased in
subthreshold region, a large equivalent resistance can be achieved to maintain a high resistance at
the input.
For the bandwidth we are interested in, the high pass frequency corner is tunable and can be
adjusted between 10 and 300 Hz and the low pass frequency corner should be around 10 kHz.
Assume the dc rejection level is at least 10 dB. The specifications are set as follow:
𝜔𝐻𝑃 = 2𝜋(𝑅

1

< 300 Hz

(3.9)

× 𝐴𝑣 ≤ −10 𝑑𝐵

(3.10)

𝑒 ||𝑅𝑐𝑙𝑎𝑚𝑝 )(𝐶𝑠 +𝐶𝑒 )

Gain|𝑑𝑐 = 𝑅

𝑅𝑐𝑙𝑎𝑚𝑝
𝑐𝑙𝑎𝑚𝑝 +𝑅𝑒

where 𝐴𝑣 is the open loop flat-band gain. According to the calculations done in chapter 2, 𝑅𝑒
is 6.65 GΩ, 𝐶𝑒 is 36 pF and 𝐶𝑠 is 310 fF. Therefore, 𝑅𝑐𝑙𝑎𝑚𝑝 falls in a range of 9.4 MΩ to 14.7
MΩ.
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For the second stage, in order to limit the bandwidth to 10 kHz, a pole-splitting topology is
implemented with a capacitor 𝐶𝑐 . 𝐶𝑐 is divided into two capacitors, 𝐶1 = 2.07 pF and
𝐶2 = 2.9 pF for layout considerations. The low pass frequency corner is determined by:
𝜔𝐿𝑃 = 𝑔

1

𝑚𝑛3 𝑅𝑖𝑛 𝑅𝑜𝑢𝑡 𝐶𝑐

(3.11)

where 𝑅𝑖𝑛 and 𝑅𝑜𝑢𝑡 are equivalent input node resistance and equivalent output node resistance.
In this design, 𝑅𝑖𝑛 equals to 𝑟𝑜𝑝2 ||𝑟𝑜𝑛2 and 𝑅𝑜𝑢𝑡 equals to 𝑟𝑜𝑛4 ||𝑟𝑜𝑛5 . However, 𝐶𝑐 also
yields a right-half plane zero given by:
𝜔𝑟𝑧 =

𝑔𝑚𝑛3
𝐶𝑐

(3.12)

For typical circuits, a bipolar transistor has a larger transconductance than a MOS transistor [46].
With a large 𝑔𝑚 , the frequency of right-half plane zero will be relatively far from the frequency
of the designed pole and can be neglected. In this work, the desired cut-off frequency is 10 kHz.
Therefore, to design a proper pole without draining a large power will make the right-half plane
zero problem inevitable and degrades the phase margin. A source follower is therefore inserted
between the output node and the input node of the second stage. The purpose for this source
follower is to isolate the second stage output to the second stage input but still allow feedback for
Miller effect.

3.1.2 Simulation Results of PMOS Clamping Topology

The signal conditioning circuit should be versatile to make a single chip widely applicable.
Different neuron signals have different bandwidths and even different recording environment can
change the designed bandwidth of the amplifier. A flexible approach to fix all these problems is
to design a tunable bandwidth. In this work, applying the control voltage 𝑉𝑐𝑡𝑟𝑙 will change the
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gate-source potential of 𝑀𝑃𝑐𝑙𝑎𝑚𝑝 and hence change the equivalent source-drain resistance.
Therefore, the high pass frequency corner shifts in accordance with the changes of 𝑉𝑐𝑡𝑟𝑙 . The
W/L ratio of 𝑀𝑃𝑐𝑙𝑎𝑚𝑝 is 6.54/0.472 and 𝑉𝑐𝑡𝑟𝑙 is -275 mV to make a proper low frequency
cut-off corner for typical neuron spike recording. Two amplifier stages are cascaded to achieve a
total open loop gain of 47 dB with first stage providing around 20 dB and second stage providing
25 dB. The simulated Bode plot is shown in Fig. 3.3. The high pass frequency corner is tunable
and the low pass frequency is at 11.6 kHz and the DC rejection gain is about -11 dB. As Fig. 3.3
shows, the low frequency cut-off corner is at 265 Hz, and the high frequency cut-off corner is
11.6 kHz. The low frequency zero is given by −1⁄𝑅𝑒 𝐶𝑒 and the low frequency pole is
−1⁄(𝑅𝑒 ||𝑅𝑐𝑙𝑎𝑚𝑝 )(𝐶𝑠 + 𝐶𝑒 ). Since 𝑅𝑐𝑙𝑎𝑚𝑝 is usually much smaller than 𝑅𝑒 and also 𝐶𝑠 can
be neglected compared to 𝐶𝑒 , the high pass frequency corner can be simplified to
1⁄(2𝜋𝑅𝑐𝑙𝑎𝑚𝑝 𝐶𝑒 ). In Fig. 3.4, as 𝑉𝑐𝑡𝑟𝑙 decreases, 𝑅𝑐𝑙𝑎𝑚𝑝 decreases, and leads to an increase in
the low cut-off frequency corner. With a PMOS clamping at the input, DC baseline is greatly
stabilized and insensitive to electrode polarization (Fig. 3.6) and the dynamic range of the
amplifier is sufficient for the neural signals which have amplitudes of 50 μV to 500μV (Fig. 3.5)
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Fig. 3.2: Layout of proposed neural amplifier: The 𝟒𝟒 𝛍𝐦 × 𝟗𝟎 𝛍𝐦 for the proposed
neural amplifier using PMOS input clamping

Fig. 3.3: The bode plot of the proposed open-loop neural amplifier with pmos clamping
when 𝑽𝒄𝒕𝒓𝒍 is -275 mV
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Fig. 3.4: Frequency characterizations of control voltage to clamping PMOS biased in
subthreshold region

Fig. 3.5: Dynamic range for the amplifier operating at 1V power supply
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Fig. 3.6: Results for PMOS clamping topology with the electrode polarization (Input
Difference), showing the corresponding DC output without stabilization (above) and the
DC output with stabilization (below).
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Table 3.2: Performance of the proposed open-loop neural amplifier with PMOS clamping.
All the results except low cut-off frequency are reported when 𝑽𝒄𝒕𝒓𝒍 equals -275 mV.
PMOS Clamping Neural Amplifier
Process

GLOBALFUNDRIES 45nm CMOS SOI process

Supply Voltage

1V

Power Dissipation

17.83 uW

Low Cut-off Frequency

𝑉𝑐𝑡𝑟𝑙

Frequency

-0.25

134

-0.275

264.9

-0.3

523.8

-0.325

1.033 k

High Cut-off Frequency

11.6 kHz

AC Gain @ 1 kHZ

47 dB

Phase Margin

53

CMRR @ 1kHZ

49 dB

Input-referred Noise

5.8 μVrms

NEF Factor

9

The performance of the proposed neural recording amplifier is summarized in Table 3.2,
where NEF (Noise Efficiency Factor) is a factor that indicates the overall performance of the
amplifier for its bandwidth, noise and power dissipation given by [46].
2𝐼

𝑡𝑜𝑡𝑎𝑙
NEF = 𝑉𝑖𝑛,𝑟𝑚𝑠 √𝜋∙𝑈 ∙4𝑘𝑇∙𝐵𝑊
𝑡

(3.13)

where 𝑉𝑖𝑛,𝑟𝑚𝑠 is the input-referred noise, 𝐼𝑡𝑜𝑡𝑎𝑙 is the total amplifier supply current, 𝑈𝑡 is the
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thermal voltage 𝑘𝑇⁄𝑞 , and BW is the bandwidth. The lower the NEF value, the better the
amplifier is.
In conclusion, a widely applicable neural recording amplifier is proposed and a tunable
bandwidth is successfully demonstrated at simulation level. With a PMOS biased in subthreshold
region combined with the neural interface circuit form a dc rejection to neural signals. A control
voltage to tune the low cut-off frequency of the amplifier is implemented. With an implemented
source follower, the phase margin of the amplifier is improved without draining a huge amount
of power.

3.2 Other Clamping Topologies

3.2.1 Input Clamping with a Poly-Si Resistor

An intuitive way to do the dc rejection is to apply a resistor at the input. In GlobalFoundries’
45nm CMOS SOI technology, a resistor with 10 MOhm would cost an area of 2280 𝜇𝑚2 if the
width is 152 nm and the length is 40 um. A comparison table is shown in Table 3.3. The merits of
using a resistor are the intuitive and simplified calculation for the designers. Besides, in this
design the required resistor value is so large that the variation of the fabrication process is
relatively small compared to other clamping topologies. With all these advantages, using a poly
resistor to implement a DC rejection topology is still not popular because it consumes too much
area and can hardly be adjusted after fabrication.
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Table 3.3: Area comparison of different clamping topologies. Each area is calculated under
the same resistance (10 MOhm). (a) Poly resistor with each bar of width = 152 nm, length =
40 um and total of 100 bars in series. (b) PMOS with the size of width = 6.54 um and length
= 472 nm. (c) Four stacking nmos with each size as width = 6.54 um and length = 2 um.
Topology

(a) Poly-Si Resistor

(b) PMOS

(c) NMOS

Area (𝜇𝑚2 )

2280.5

13.6

138

3.2.2 Input Clamping with a Diode

A diode is formed with a P-N junction. Ideally, the current will exponentially increase with
the increase of the bias voltages shown in equation 3.14.
𝐼 = 𝐼0 (𝑒 𝑞𝑉⁄𝑘𝑇 − 1)
𝐷

𝑛2

𝐷𝑝 𝑛𝑖2

𝐼0 = 𝑞𝐴( 𝐿 𝑁 𝑁𝑖 + 𝐿
𝑁

𝐴

𝑝

𝑁𝐷

(3.14)
)

(3.15)

where V is the cross voltage over the P-N junction, k is Boltzmann constant and A is the cross
section area. 𝐿𝑁 and 𝐿𝑝 are diffusion length in N region and P region and 𝐷𝑁 and 𝐷𝑃 are
electron diffusivity in P region and hole diffusivity in N region. 𝑁𝐴 and 𝑁𝐷 are doping
concentrations of acceptor atoms and donor atoms. Fig. 3.7 shows the current behavior of a P-N
junction.
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Fig. 3.7: P-N junction current behavior (Reproduced from [48])

The concept of using a diode to clamp the input is based on the large resistance in reverse
bias region. Nevertheless, based on eq. 3.10, if the equivalent clamping resistance is too large
compared with the electrode resistance, clamping topology has no effect to reject input DC
drifting in this condition. In Fig. 3.8, the simulation gain plot shows no dropping in low
frequency region. In terms of measurement results, it is reported that with the diode clamping,
there’s limited dc dropping in low frequencies and in some acute situation photocurrent and/or
surface leakage also introduce a large dc offset which can easily saturate the preamplifier [29].
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Fig. 3.8: The gain plot of the diode clamping for the neural amplifier.

3.2.3 Input Clamping with a NMOS

By appropriately biasing the control voltage to an NMOS clamping transistor in
subthreshold region (𝑉𝑔𝑠 < 𝑉𝑡ℎ ), the equivalent resistance can be set to the required value. In 45
nm technology, one PMOS transistor can set the high-pass frequency corner lower than 300 Hz.
However, the mobility of the electron is higher than the holes, which means a PMOS transistor
can achieve an equivalent larger resistance when having the same size as an NMOS transistor. In
this case, if NMOS transistors are used for the voltage clamping, stacking is needed to set the
high-pass frequency corner low enough to measure the action potentials. In Fig. 3.9, four NMOS
transistors MN7, MN8, MN9, MN10 with the same W/L equals to 1.308/2 are required to set the
desired high-pass frequency corner. NMOS clamping overcomes the optical drift and relatively
high resistance which are the main problems of the P-N diodes but still remain low-power and
small area.
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Fig. 3.10: Results for the NMOS clamping baseline stabilization topology with the electrode
polarization (DC input), showing the corresponding DC output without stabilization (above)
and the DC output with stabilization (below).

Fig. 3.11: Frequency characterizations of control voltage to clamping stacking NMOS
biased in subthreshold region
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3.3 Conclusion

Among the four clamping topologies in this chapter, PMOS transistor clamping is the best
approach. Poly resistance which is simply and intuitive but consumes almost a hundred times
larger area than the others and is not versatile to different measuring conditions. Then the diode
clamping topology is proposed. Theoretically, diode is also a proper clamping resistance but both
the simulation results and measuring results [49] indicate the insufficiency for it to be utilized in
the clamping topology. NMOS and PMOS clamping topologies are then introduced. With the
understanding that the carrier mobility is lower in PMOS devices, PMOS transistor is a better
choice. In the 45nm technology used in this work, NMOS transistor clamping consumes about
ten times larger area than PMOS clamping. In summary, for the on-chip neural amplifiers, PMOS
is the best choice in clamping topologies.
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CHAPTER 4. SUMMARY AND CONCLUSION

4.1 Summary and Conclusion
With the accelerating pace of the research in modern neuroscience, the demands of either
in-vivo or in-vitro neural recording systems has increased. Advanced processes which provide
smaller device can improve the system performance. Silicon-On-Insulator (SOI) and 45 nm
process has been utilized here. The main difference between conventional bulk MOS process and
SOI process is that a buried oxide is inserted between base silicon (substrate) and the surface
layer of the silicon in SOI process. With the isolation of oxide layer, SOI devices permit low
leakage current and no latch-up problems, which are good for low power structures. The
sub-100nm technology also commits the smaller area requirement for a single system. For the
high frequency operation of the RF transmission circuits, the reduction of drain/source parasitic
capacitances also provides low dynamic current leakage. In this thesis, SOI process has been
demonstrated better performance than bulk CMOS process.
The neural amplifier proposed in this thesis uses PMOS DC clamping topology to stabilize
electrode DC drifting. Different clamping topologies are discussed and simulated. The failures
for other clamping topologies are the large area and physical limitation of the desired resistance.
Four types of clamping topologies are studied: PMOS, NMOS, diode, poly resistance. The power
supply for all the circuits are 1V. An improved result in PMOS clamping topology with the
power consumption less than 18 μW and 5.8 𝜇𝑉𝑟𝑚𝑠 input-referred noise while still remains DC
rejection in this work. Other research, such as, [41] has a power consumption of 150 μW, [29]
reports a power consumption of 228 μW and 11 𝜇𝑉𝑟𝑚𝑠 input-referred noise and [42] has 114.8
μW power consumption and 7 𝜇𝑉𝑟𝑚𝑠 to 10 𝜇𝑉𝑟𝑚𝑠 input-referred noise.

49
4.2 Future Works
As extracellular neural signals are weak and low-frequency signals. Low noise
amplification is needed in the neural recording systems. The traditional input clamping topology
introduced in the thesis can solve the problems and benefit from the small area without using
large capacitors. Nevertheless, this topology strongly depends on the interface conditions. The
impedance of the electrode-electrolyte interface varies from materials to materials and even the
probes with the same materials can have different impedance if the shape and area are different.
In sub-100nm technologies, a single transistor may not have an enough subthreshold resistance
to set the high-pass frequency corner lower than the spike frequency. For 45nm technology, the
largest length of the transistors is 2 μm while the smallest width is 654 nm. The control voltage
of the gate can adjust the equivalent MOS resistance but there’s still a biasing limitation for the
transistor to be in the subthreshold region. To achieve a widely applied neural amplifier,
capacitor feedback and chopper stabilizations are prospective.
Based on recent studies of neuroscience, there’s more information possessed in the response
of the neural network rather than a single neuron cell. Neurons at different sites and different
depths have different response after stimulations. For the long-term neuron recordings,
multi-channel systems are considered and hence, the number of switches used for multiplexing
increases. In this case, a low power, low noise multiplexer is required. For neural sensors, it
needs more tests for different shapes of the probe or sensor arrays to figure out the proper
recording probes.
For front-end circuitry, to reduce the noise level of the neural signals, amplifiers with DC
baseline stabilization are suggested to be inserted before multiplexing. A power-on control signal
can be added for both the amplifier and the multiplexer so that there will be still only one
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preamplifier in operation when recording.
In conclusion, the proposed circuits focus on neural amplifiers for extracellular recordings
of central nervous systems. The main challenge in this work is to meet low power consumption
without degrading other performance. It is hoped that the outcome of this research makes the
contribution in modern neuroscience and eventually helps curing neurologic diseases.
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